十

1/13




Figure 1

2/13





Figure 2

+






Figure 4




Figure 5a





Figure 5b



write enable
address

write data 31:0

stream of the control of th

Figure 6b

+

7/13




Figure 7a




Figure 7b

4




Figure 8




Figure 9




Figure 10

+ 12/13




Figure 11

4




Figure 12